# Hardware-based runtime verification with Tessla

Martin Leucker University of Lübeck

Joint work with Normann Decker, Cesar Sanchez, Torben Scheffel, Malte Schmitz, Daniel Thoma et al.



- Monitor analyzes the execution of the system
- Synthesized from highlevel specification
- Has to *see* the execution
- Used for finding bugs

#### Aging Bugs – Mandelbugs – Heisenbugs

- Some bugs only occur
  - after a long execution time
  - under "weird" circumstances

See what's going on?

- Program annotation?
- Program annotation changes timing

Change of the underlying system

• Run what you test and test what you run

observation changes the System observation uncertainty Principle Heisenberg Uncertainty

#### Code annotation – Program cooperates

Original source code	Instrumented source code
<pre>void foo() {     bool found=false;     for (int i=0: (i&lt;100) &amp;&amp; (!found): ++i)</pre>	<pre>char inst[15]; void foo() {     bool found=false;     for (int i=0:((i&lt;100)2inst[0]=1:inst[1]=1.0) &amp;&amp;</pre>
{ if (i==50) break;	<pre>((!found)?inst[2]=1:inst[3]=1,0); ++i) {     if ((i==50?inst[4]=1:inst[5]=1,0))     {    inst[6]=1; break;</pre>
<pre>if (i==20) found=true;</pre>	<pre>} if ((i==20?inst[7]=1:inst[8]=1,0)) { inst[9]=1; found=true; }</pre>
<pre>if (i==30) found=true;</pre>	<pre>if ((i==30?inst[10]=1:inst[11]=1,0)) { inst[12]=1; found=true; } inst[13]=1;</pre>
<pre>} printf("foo\n"); }</pre>	<pre>} printf("foo\n"); inst[14]=1; }</pre>

- Slowdown typically not acceptable for production code
- Unless done in a clever way? Printf??
- Here: Use additional hardware resources instead

# Hardware-based Runtime Verification

#### SoC approach – Archticture



Non-intrusive Runtime Verification within a System-on-Chip, RUME 2018 José Rufino, António Casimiro, Felix Dino Lange, Martin Leucker, Torben Scheffel, Malte Schmitz, Daniel Thoma

#### SoC approach – Observer Entity



#### SoC approach with TeSSLa specifications



#### Fixed Monitors for RV



From: Ezio Bartocci, Yliès Falcone, Adrian Francalanza, Giles Reger. Introduction to Runtime Verification. Lectures on Runtime Verification. Introductory and Advanced Topics, 10457, Springer, pp.1-33, 2018, Lecture Notes in Computer Science



Requirements

- Quick loop for synthesizing new properties on the test system
- Still long-term observability useful
- Change monitoring focus dependent on previous outcome

#### SoC approach with TeSSLa specifications



Rico Backasch, Christian Hochberger, Alexander Weiss, Martin Leucker, Richard Lasslop:

Runtime verification for multicore SoC with high-quality trace data. <u>ACM Trans. Design Autom. Electr. Syst. 18(2)</u>: 18:1-18:26 (2013)

# The COEMS approach

Continuous Online Observation for Embedded Multi-core Systems EU Horizon 2020 project

## The COEMS Consortium





THALES



AIRBUS

University of Lübeck

Accemic Technologies

**Thales Romania** 

**Thales Austria** 

Høgskulen på Vestlandet / Western Norway University of Applied Science

Airbus





Embedded Multicore Systems



This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement no. 732016.



### Objectives

- Increase test efficiency
- Increase debug efficiency
- Increase test effectivity
- Improve embedded systems performance
- For embedded multicore systems (ARM etc.)
- Running (multithreaded) C programs
- Perhaps on Linux

Applications – Semi-Formal Verification

- Finding Data Races
- Finding Timing Bugs
- Finding Functional Bugs
- Measuring Coverage
- Measurement of Worst-Case Execution Time and Worst-Case Response Time



#### COEMS set-up







#### System Overview



#### Rapidly adjustable Embedded Trace Online Monitoring – RETOM



## **Observation Specification**

Specification of atomic artefacts to be observed

- Elements of Source Code
  - Program Line
  - Entering / Leaving a Function / Exception
  - Reading / Writing variables
- Elements of the Binary
  - PC Address
  - Calls / Returns
  - Specific Operations (e.g. Floating Point Operations)
- Hardware Supported Instrumentation
  - ITM, STM









ICT-10-2016

Continuous Observation of Embedded Multicore Systems



#### Specification

```
1 def add_event := function_call("add")
2 def add_count := eventCount(add_event)
3
4 def sub_event := function_call("sub")
5 def sub_count := eventCount(sub_event)
6
7 def diff := add_count - sub_count
8
9 def error := diff >= 2
10
11 out diff
12 out error
13 |
```

- Event-Stream-Analysis Event ordering constraints, timing constraints and quantitative analysis
- Declarative style Describe correctness criterion or analysis goal without having to think about the algorithmic check
- Modularity allowing abstractions based on few primitives
- Time as first-class citizen
- Events & signals based on one common abstraction
- Finite memory allowing execution on FPGA



ICT-10-201

Continuous Observation of Embedded Multicore Systems

# Specification Languages for RV

#### Streams



Concurrency/Distribution

#### Streams



Time? Synchrony/Ticks

# Equational specifications, data, time, concurrency

LOLA

[D'Angelo et al.]

$$\begin{array}{rcl} s_1 &= \mbox{ true} \\ s_2 &= \mbox{ }t_3 \\ s_3 &= \mbox{ }t_1 \lor (t_3 \le 1) \\ s_4 &= \mbox{ }((t_3)^2 + 7) \mbox{ mod } 15 \\ s_5 &= \mbox{ ite}(s_3, s_4, s_4 + 1) \\ s_6 &= \mbox{ ite}(s_3, s_4, s_4 + 1) \\ s_6 &= \mbox{ ite}(t_1, t_3 \le s_4, \neg s_3) \\ s_7 &= \mbox{ }t_1[+1, \mbox{ false}] \\ s_8 &= \mbox{ }t_1[-1, \mbox{ true}] \\ s_9 &= \mbox{ }s_9[-1, 0] + (t_3 \mbox{ mod } 2) \\ s_{10} &= \mbox{ }t_2 \lor (t_1 \ \land \ s_{10}[1, \mbox{ true}]) \end{array}$$



Time? Synchrony/Ticks

# TeSSLa's Streams

#### Streams



Time? Events

#### Streams of Programs - After Discretization

e.g., of a program variable x

Values

Program events
e.g., call to my\_func()





#### Streams

Values e.g., of a program variable x

Program events
e.g., call to my\_func()





#### Streams here for RV



#### TeSSLa by Example



#### **def** c := a + b





#### TeSSLa by Example



**def** c := a + b



def x := eventCount(e, reset = r)

#### TeSSLa – Burst Pattern (Macros)



else bursts(e, burstLength = 2s, waitingPeriod = 1s, burstAmount = 3, since = falling(c))

#### TeSSLa – Burst Pattern (Macros)



#### TeSSLa – Burst Pattern (Macros)



## TeSSLa's operators

#### default, defaultFrom

time

lift



- Initialize streams
- Start of recursion



- Get timestamps of stream
- Replaces data values with timestamps
- Only way to read timestamps



- Lifts standard functions to streams
- Used to manipulate data, events, ...

#### last



Recursion





- Only way to create events
- Takes a stream and delays events by its current value
- Output events have the previous value of another given stream



#### TeSSLa's fragments



## EU Horizon 2020 Project: COEMS

## The COEMS Consortium





THALES



AIRBUS

University of Lübeck

Accemic Technologies

**Thales Romania** 

**Thales Austria** 

Høgskulen på Vestlandet / Western Norway University of Applied Science

Airbus





Embedded Multicore Systems

This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement no. 732016.

#### WP Structure





#### COEMS set-up



## Hardware Platform

#### • Hardware

- Virtex-7 series FPGA (available)
- Zynq Ultrascale+ SOC (under development)
- RLDRAM3 memory for fast lookup tables
- Interface to Aurora (Nexus, HSSTP)
- VPX / FMC form factor

#### • Functionality

- Online trace data processing (Coresight trace data -> event stream)
- Supported architectures: ARM Cortex-A9, ARM Cortex-A53\*, QorIQ PPC\*, Infineon Aurix\*
- Online processing of event stream

\*under development





ICT-10-201

hadded Multicore System

#### Web IDE – with trace



#### Web IDE with C-code – software backend

TeSSLa Fun	TeSSLa Examples 👻 RV Examples 👻 EPU Examples 👻 📝
Trace C Code (SW) C Code (	Specification
<pre>1 #include <stdio.h> 2 #include <stdib.h> 3 #include <unistd.h> 4 5 void compute() { 6     int duration = 40000; 7     duration += (rand() % 10) * 1000; 8     usleep(duration); 9 } 10 11 int main() { 12     for (int i = 0; i &lt; 10; i++) { 13         compute(); 14     } </unistd.h></stdib.h></stdio.h></pre>	<pre>1 def duration := runtime("compute") 2 out duration 3 4 def error := if duration &gt; 45ms then () 5 out error 6 7 def maximum := max(duration) 8 out maximum 9 10 11 12 Standard Library 13 def runtime(name) := { 14 def call := function_call(name) .</pre>
Status and Compiler Output	TeSSLa Output 👁
1 STATUS compiling and instrumenting main.c 2 STATUS starting /tmp/bin/main 3	<pre>1 \$timeunit = "ns" 2 0: maximum = 0 3 78733488: maximum = 56131578 4 78733488: error = () 5 78733488: duration = 56131578 6 125359346: akinum = 56131578 7 125350346: error = () 8 125359346: duration = 46245885 9 172614641: maximum = 56131578 10 172614641: error = () 11 172614641: duration = 47204220 12 218188106: maximum = 56131578 13 218188106: error = () 14 218188106: error = 45290357</pre>

#### Web IDE – with C-code – hardware backend

TeSSLa <b>Prun</b>	TeSSLa Examples ▼ RV Examples ▼ EPU Examples ▼ 🛃
<pre>Trace C Code (SW) C Code (</pre>	<pre>Specification  i in call: Events[Unit] # function_call 'Va_filter_100' in return: Events[Unit] # function_return 'Va_filter_100'  def duration := runtime(call, return) out duration  def error := if duration &gt; 100us then true out error  function  funct</pre>
Status and Compiler Output         16       STATUS       wrote Pipeline (PDF) to /wd/bin/pipeline.pdf         17       STATUS       wrote Event Input Configuration to /wd/bin/epu_cin.txt         18       STATUS       wrote Gonfiguration to /wd/bin/epu_cfg.txt         19       STATUS       executing on CEDAR hardware         20       EPUS       Iterating ports         21       EPUS       Device found SN:201802042416A         22       EPUS       Device found SN:201802042416B         23       EPUS       Opened Port         24       EPUS       Wrote 21 Events         25       EPUS       Read 1 Events         26       EPUS       Read 1 Events         25       EPUS       Read 1 Events         26       EPUS       Read 1 Events         26       EPUS       Read 1 Events         26       EPUS       Read 1 Events         27       EPUS       Read 1 Events         28       EPUS       Read 1 Events         29       EPUS       Read 1 Events	TeSSLa Output ●         1       185963: duration = 78103         2       471542: duration = 63959         3       760420: duration = 880947         4       1089009: duration = 84208         5       13676051: duration = 73269         6       1713848: duration = 64488         7       1982241: duration = 65770         8       22594700: duration = 65311         10       2789164: duration = 58865

# Conclusions

#### Summary

- Sometimes software annotations not acceptable
- Usage of trace functionality of modern processors feasible
- Extra hardware may be used to monitor non-intrusively
- Sophisticated ideas necessary to make overall approach feasible
- Hardware-based RV might be a game changer

#### Future Work

- Abstractions in TeSSLa
- Precise Relation of TeSSLa fragments to STL
- Partial-Order Semantics
- Support for ITM traces
- Increase performance of implementation
- Achieve TRL6
- Enhance training material